Trend Tide News

Huawei looks set to launch a new server chip with HBM technology to challenge Xeon and Epyc; yes, that's the same memory powering AI GPUs from Nvidia and AMD


Huawei looks set to launch a new server chip with HBM technology to challenge Xeon and Epyc; yes, that's the same memory powering AI GPUs from Nvidia and AMD

When you buy through links on our articles, Future and its syndication partners may earn a commission.

Huawei engineers have reportedly released new Linux patches to enable driver support for High Bandwidth Memory (HBM) management on the company's ARM-based Kunpeng high-performance SoC.

The Kunpeng 920, which debuted in January 2019 as the company's first server CPU, is a 7nm processor featuring up to 64 cores based on the Armv8.2 architecture. It supports eight DDR4 memory channels and has a thermal design power (TDP) of up to 180W. While these specifications were competitive when first introduced, things have moved on significantly since.

Introducing a new Kunpeng SoC with integrated HBM would align with industry trends as companies seek to boost memory bandwidth and performance in response to increasingly demanding workloads. It could also signal Huawei's efforts to maintain competitiveness in the HPC and server markets dominated by Intel Xeon and AMD EPYC.

Phoronix's Michael Larabel notes that Huawei has not yet formally announced a new Kunpeng SoC (with or without HBM), and references to it are sparse. Kernel patches, however, have previously indicated work on integrating HBM into the platform.

The latest patches specifically address power control for HBM devices on the Kunpeng SoC, introducing the ability to power on or off HBM caches depending on workload requirements.

The patch series includes detailed descriptions of this functionality. Huawei explains that HBM offers higher bandwidth but consumes more power. The proposed drivers will allow users to manage HBM power consumption, optimizing energy use for workloads that do not require high memory bandwidth.

The patches also introduce a driver for HBM cache, enabling user-space control over this feature. By using HBM as a cache, operating systems can leverage its bandwidth benefits without needing direct awareness of the cache's presence. When workloads are less demanding, the cache can be powered down to save energy.

While we don't have any concrete details on future Kunpeng SoCs, integrating HBM could potentially allow them compete more effectively against other ARM-based server processors, as well as Intel's latest Xeon and AMD EPYC offerings.

Previous articleNext article

POPULAR CATEGORY

commerce

9529

tech

10459

amusement

11440

science

5208

various

12154

healthcare

9186

sports

12123